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The authors proposed and computationally analyzed nonvolatile static random access 
memory (NV-SRAM) architecture using metal-oxide-semiconductor field-effect transistor 
(MOSFET) type of spin-transistors referred to as pseudo-spin-MOSFET (PS-MOSFET).  
PS-MOSFET is a new circuit approach to reproduce the functions of spin-transistors, based 
on recently progressed magnetoresistive random access memory (MRAM) technology.  The 
proposed NV-SRAM cell can be simply configured by connecting two PS-MOSFETs to the 
storage nodes of a standard SRAM cell.  The logic information of the storage nodes can be 
electrically stored into the magnetic tunnel junctions (MTJs) of the PS-MOSFETs by 
current-induced magnetization switching (CIMS), and the stored information is automatically 
restored when the inverter loop circuit wakes up.  In addition, the proposed NV-SRAM cell 
has no influence on the performance of normal SRAM operations.  Low power dissipation 
and high degree of freedom of MTJ design are also remarkable features for NV-SRAM using 
PS-MOSFETs. 
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Over recent years, it has been well recognized for next-generation advanced 
complementary metal-oxide-semiconductor (CMOS) logic circuits that static power 
dissipation during their standby mode becomes a serious inevitable problem.  Static power 
dissipation in CMOS circuits is caused by large leakage currents of their constituent CMOS 
transistors, which is related to physical phenomena in highly-scaled and largely-integrated 
advanced CMOS devices.  Power gating is expected to be the most promising architecture to 
reduce static power, in which logic circuits are divided into the so-called power domains and 
each power domain can individually execute power management (frequent shutdown) using a 
sleep transistor connected to it.1-3  Static random access memory (SRAM) and flip-flop (FF) 
are used for data latches in high speed logic such as a microprocessor.  However, these 
memory devices cannot be shut down without losing their information.  In order to establish 
ideal power gating system, important logic information in the power domains should be stored 
on the spot without data transfer in view of its circuit performance.  Therefore, nonvolatile 
SRAM (NV-SRAM) and nonvolatile FF (NV-FF)4-9 are required for idealized power gating 
system.10-12 
NV-SRAM can be configured by connecting magnetic tunnel junctions (MTJs)13-15 to 
the storage nodes of a standard SRAM cell.7,8  Although these NV-SRAM cells have to use a 
magnetic field for magnetization switching of MTJs, current-induced magnetization switching 
(CIMS) architecture is attractive for fully electrical control of magnetization configurations 
(resistance states) of MTJs16,17 and thus is suitable for NV-SRAM.  By introducing CIMS 
technology with a specific circuit configuration for the connection of MTJs, fully electrical 
store/restore operations are possible for NV-SRAM.10,11  Although occupied area of such a 
NV-SRAM cell using MTJs with CIMS architecture could be designed to be close to that of a 
standard SRAM cell, the MTJs connected to the cell would deteriorate the performance of 
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normal SRAM operations owing to unwanted currents passing through the MTJs.10  
Therefore, there exists tight restriction for the degree of freedom of MTJ design to achieve 
normal SRAM operations with high performance.12  In order to overcome the issues in 
NV-SRAM using MTJs with CIMS architecture, we proposed a spin-transistor approach.10  
In this paper, a NV-SRAM cell using pseudo spin metal-oxide-semiconductor field-effect 
transistors (PS-MOSFETs)18 is proposed and computationally analyzed. 
The proposed NV-SRAM cell can be configured by replacing MTJs in a previously 
demonstrated NV-SRAM cell10,11 with MOSFET-based spin-transistors, such as 
spin-MOSFETs19,20 or PS-MOSFETs,18 as an active nonvolatile storage element.  In practice, 
the usage of PS-MOSFETs is promising, since they can be easily configured by an ordinary 
MOSFET and MTJ using recently progressed magnetoresistive random access memory 
(MRAM) technology.  Figure 1(a) shows the circuit configuration of a PS-MOSFET.  A 
MTJ connected to the source of a MOSFET feeds back its voltage drop to the gate.  The 
degree of negative feedback depends on the resistance states of the MTJ, and thus the actual 
input (gate-source) bias VGS0 can be varied by the magnetization configurations of the MTJ 
even under a constant gate bias (VG) condition.  Therefore, the PS-MOSFET can possess 
high and low current drivabilities that are controlled by the magnetization configurations of 
the MTJ.  In addition, CIMS for the MTJ can be controlled by VG, as discussed later.  Thus, 
the PS-MOSFET can reproduce the spin-transistor behavior of spin-MOSFETs and would be 
the most promising spin-transistor based on present MRAM technology.16,17,21,22 
 
Figure 1(b) shows the circuit configuration of the proposed NV-SRAM cell using 
PS-MOSFETs.  The NV-SRAM cell consists of a standard SRAM cell portion [two 
cross-coupled inverters (INV1 and INV2) with two data-access pass transistors] and additional 
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two PS-MOSFETs (PM1 and PM2) connected to the two storage nodes (Q and QB).  Each 
PS-MOSFET is composed of an ordinary MOSFET and MTJ, as described above.  The 
store/restore (SR) line is shared by the gate terminals of PM1 and PM2, and it is used to turn 
on the PS-MOSFETs for store/restore operations.  The control (CTRL) line is shared by the 
source terminals of PM1 and PM2, and it is used to control polarity (direction) of current 
passing through PM1 and PM2 for store operation.  The connecting arrangement of the MTJs 
depends on power gating architecture (i.e., virtual ground or virtual VDD).  In the virtual 
ground (virtual VDD) case, the free (pinned) layer of the MTJs in PM1 and PM2 is connected to 
the CTRL line and their pinned (free) layer is connected to the MOSFETs in PM1 and PM2.  
In this NV-SRAM, the two PS-MOSFETs are electrically separated from the standard SRAM 
portion by switching them to their off-state during normal SRAM operation mode. 
 
Circuit operations of the NV-SRAM cell using PS-MOSFETs were analyzed by 
HSPICE program with our developed MTJ model including CIMS.10  A 70nm CMOS 
process model23 was used for the following simulations.  The gate length (L) / width (W) of 
n-channel and p-channel MOSFETs were set to 70nm / 350nm, respectively.  This relatively 
wide gate width was used readily to achieve CIMS.  Although the gate width can be reduced 
by optimization of circuit design, significant reduction of the gate width requires reduction of 
critical current density JC for CIMS.  This is the same as the situation of MRAM using 
CIMS architecture (the so-called spin transfer torque RAM; SPRAM or STT-RAM).16,17  
The supply voltage VDD for the cell was set to 1.5V.  The MTJ model can well reproduce 
electrical properties of recently developed MgO-based MTJs, i.e., nonlinear tunneling-type 
(Simon’s formula type) current-voltage characteristics in antiparallel magnetization and 
ohmic-like current-voltage characteristics in parallel magnetization.15  A junction resistance 
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RP(0) of the MTJ model in parallel magnetization at the zero bias voltage was varied from 
5kΩ to 100kΩ, and a junction resistance RAP(0) of the MTJ model in antiparallel 
magnetization at the zero bias voltage is set to achieve a desired tunnel magnetoresistance 
ratio (TMR) (= [RAP(0)-RP(0)]/RP(0)).  A characteristic voltage Vhalf (that is a voltage drop of 
MTJ when its TMR decreases to the half maximum) was varied from 0.3 to 1.0 V.  A critical 
current IC for CIMS from parallel to antiparallel magnetization was designed by the relation 
of IC = VCP→AP/RP(0) using a critical bias voltage VCP→AP.  The same IC value was used for 
CIMS from antiparallel to parallel magnetization for simplicity.  Thus, its critical bias 
voltage is given by VCAP→P = IC⋅RAP(VCAP→P).  In the following simulations, VCP→AP was set 
to a slightly small value of 0.5 V (Ref. 24) so that CIMS from antiparallel to parallel can 
occur within VDD, i.e., VCAP→P < VDD.  In our simulation, IC was varied from 100 μA to 5 μA, 
owing to changes in parameterized RP.  When JC is assumed to be 1×106 A/cm2, its junction 
area is in a range between 1×104 nm2 and 5×102 nm2.                 
 
Figure 2(a) shows output characteristics of a PS-MOSFET with RP = 5 kΩ, TMR = 
100%, and Vhalf = 0.5 V, where VG increases from 0 to 1 V in steps of 0.2 V.  It can be clearly 
seen that when the magnetization configuration of the MTJ is parallel (antiparallel), the 
current drivability is high (low), which is virtually the same as the spin-transistor behavior of 
spin-MOSFETs.  Figure 2(b) shows CIMS behavior of the PS-MOSFET.  By pulling up VG 
to 1.5 V, the PS-MOSFET can drive currents above IC.  CIMS from parallel to antiparallel 
magnetization can be achieved with a positive drain bias voltage, as shown in the first 
quadrant of the figure, and also CIMS from antiparallel to parallel magnetization can be 
achieved by applying reverse drain bias, as shown in the third quadrant of the figure.  
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PS-MOSFET is a new circuit approach to reproduce the functions of spin-MOSFETs, based 
on recently progressed MRAM technology.16,17,21,22 
 
In the proposed NV-SRAM cell, the storage nodes Q and QB of the cross-coupled 
inverters have the two output voltages of high (H) and low (L) levels that correspond to the 
logic information of “1” and “0”, respectively.  In the store operation stage, the information 
of the storage nodes can be electrically stored in MTJ1 and MTJ2 as a resistance condition by 
CIMS, using a pulse signal of VDD applied on the CTRL line.  The sequence of the store 
operation includes only 3 steps.  Initially, both the SR and CTRL lines are at the L level.  In 
the first step, the PS-MOSFETs are turned on by pull-up of the SR line to VDD.  In the second 
step, the CTRL line is also activated to VDD.  In the last step, the voltage levels of both the SR 
and CTRL lines are returned to the L level.  Here, we consider the case that the node voltages 
VQ and VQB of the nodes Q and QB are at the H and L levels, respectively.  During the first 
step, VQ = H is stored as the RAP state of MTJ1.  When the magnetization configuration of 
MTJ1 is parallel, the resulting positive drain bias for PM1 induces CIMS and it changes the 
magnetization configuration of MTJ1 from parallel to antiparallel magnetization.  In the case 
of antiparallel magnetization of MTJ1, the magnetization configuration of MTJ1 remains as it 
was before (see the first quadrant of Fig. 2(b)).  During the second step, the information of 
VQB = L is stored as the RP state of MTJ2, since the resulting reverse drain bias for PM2 
changes or holds the magnetization configuration of MTJ2 as shown in the third quadrant of 
Fig. 2(b), and thus MTJ2 possesses the parallel magnetization configuration regardless of its 
initial state.  When VQ = L and VQB = H, the store operation can be done by the same manner.  
As a result, one of the MTJs connecting to the H level node is in the high resistance state 
(RAP), and another MTJ connecting to the L level node is in the low resistance state (RP), after 
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the store operation. 
 
The restore operation utilizes difference in the current drivability between PM1 and 
PM2.  After the store operation described above, MTJ1 is set to the RAP state and MTJ2 the RP 
state.  Before the supply voltage Vsupply of INV1 and INV2 begins to pull up, PM1 and PM2 
are turned on by applying signal to the SR line in advance.  By sweeping Vsupply, the storage 
nodes Q and QB are electrically charged firstly owing to the parasitic capacitance effect of the 
cell and secondly owing to the p-channel MOSFETs of INV1 and INV2.  These nodes are 
simultaneously discharged by PM1 and PM2.  The node Q is discharged more slowly than the 
node QB, since the current drivability of PM1 is lower than that of PM2 owing to the RAP and 
RP states of MTJ1 and MTJ2, respectively.  Therefore, VQ is higher than VQB.  Although this 
difference between VQ and VQB (VQ > VQB) is tiny at the initial stage of the restore operation, it 
is enhanced by the push-pull operation between INV1 and INV2, after the n-channel MOSFET 
of INV1 is turned on (This is caused by VQ > its threshold voltage Vthn > VQB).  The resulting 
bistable condition represents the previously stored information in MTJ1 and MTJ2.  When 
Vsupply reaches to VDD, the node information (VQ = H and VQB = L) suspended at the previous 
normal SRAM operation mode can be completely restored.  After the information is 
recovered, PM1 and PM2 can be turned off in order to cut off unwanted leakage currents 
passing through the PS-MOSFETs during normal SRAM operations.     
 
Figure 3(a) shows transient response in the node voltage VQ and VQB during the restore 
operation, where MTJ1 and MTJ2 are in the antiparallel and parallel magnetization 
configurations, respectively.  In our calculation, a sweep speed of the SR line voltage VSR 
was set to 7.5V/nsec, and that of Vsupply 1.5V/nsec.  VSR pulls up to turn on PM1 and PM2 
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before Vsupply starts to be swept.  Tactive represents a period while PM1 and PM2 are fully 
turned on as shown in the figure.  When Tactive is enough long (e.g., Tactive = 2.8 nsec), the 
logic information stored in MTJ1 and MTJ2 are restored as a bistable condition of the nodes Q 
and QB.  However, VQ is dropped down from VDD owing to the effect of an undesired current 
through PM1, as shown in the figure.  This is the same as the problem of NV-SRAM using 
only MTJs,10,11 as described previously.  Nevertheless, the remarkable point is that VQ and 
VQB can establish an initial bistable condition, even when Vsupply increases slightly (see VQ and 
VQB after about 1.5 nsec from VSR turn-on).  Since currents passing through PM1 and PM2 for 
the restore operation are not required after the initial bistable condition is achieved, PM1 and 
PM2 can be turned off before Vsupply reaches to VDD, as shown by the case of Tactive = 1.4 nsec 
in the figure.  Figure 3(b) shows currents passing through PM1 during Tactive.  The undesired 
excess currents can be effectively cut off by shortening Tactive. 
 
Figure 4(a) shows transient response in the node voltages VQ and VQB with Tactive = 1.4 
nsec, where RP is varied from 5 kΩ to 100 kΩ.  The initial bistable state of the inverter loop 
can be established in the wide range of RP.  Figure 4(b) shows the power dissipation of MTJ1 
as a function of Tactive with various RP values during the restore operation.  The power 
dissipation at MTJ1 increases with decreasing RP.  However, it can be effectively reduced by 
shortening Tactive.  The lower limit of Tactive must be designed so that the initial bistable 
condition can be certainly established.  Therefore, the power dissipation due to leakage 
currents through MTJ1 and MTJ2 can be suppressed by optimizing Tactive to a possibly low 
value, even when low resistive MTJs that are preferable to CIMS are used for PM1 and PM2.  
This feature is one of important advantages of the presented NV-SRAM cell using 
PS-MOSFETs in comparison with NV-SRAM using only MTJs in which highly resistive 
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MTJs must be used to suppress power dissipation during restore and normal SRAM 
operations. 
 
The influence of Vhalf and TMR variations on the restore operation was also analyzed.  
Their influence was confirmed to be minor, and thus MTJs with moderate Vhalf (= 100 mA) 
and TMR (= 100%) are sufficient for the NV-SRAM operations.  This is another feature for 
the bistable circuit configuration of our NV-SRAM.  Requirements for Vhalf and TMR are not 
so strict, which is quite different from the case of MRAM or SPRAM. 
 
In summary, we proposed and computationally analyzed NV-SRAM architecture using 
PS-MOSFETs.  PS-MOSFET is a new circuit approach to reproduce the functions of 
spin-transistors, based on recently progressed MRAM technology.16,17,21,22  The proposed 
NV-SRAM cell can be simply configured by connecting two PS-MOSFETs to the storage 
nodes of a standard SRAM cell.  The logic information of the storage nodes can be 
electrically stored into the MTJs of the PS-MOSFETs by CIMS, and the stored information is 
automatically restored when the inverter loop circuit wakes up.  In addition, the proposed 
NV-SRAM cell has no influence on the performance of normal SRAM operations.  Low 
power dissipation and high degree of freedom of MTJ design are also remarkable features for 
NV-SRAM using PS-MOSFETs. 
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Figure captions 
FIG. 1.  (a) Circuit configuration of PS-MOSFET that consists of an ordinary n-MOSFET 
and MTJ.  (b) Circuit configuration of a proposed NV-SRAM cell using two PS-MOSFETs. 
 
FIG. 2.  (a) Simulated output characteristics of PS-MOSFET with MTJ parameters of RP = 5 
kΩ, TMR = 100%, and Vhalf = 0.5 V.  (b) CIMS behavior of PS-MOSFET. 
 
FIG. 3.  (a) Transient behavior of VQ and VQB during the restore operation, where MTJ1 and 
MTJ2 are in the antiparallel and parallel magnetization configurations, respectively.  (b) 
Current IMTJ1 passing through MTJ1 in PS-MOSFET1 during Tactive. 
 
FIG. 4.  (a) Influence of RP on the transient behavior of VQ and VQB, where RP is varied from 
5 kΩ to 100 kΩ.  (b) Power dissipation of MTJ1 as a function of Tactive with various RP values 
during the restore operation.
 13
 
P
FMTJ
Gate
Drain
Source
MOSFET VD
VG VGS0
P
FMTJ1 MTJ2
P
F
SR SR
Pseudo-
spin-MOSFET
INV2
INV1
Q QB DBD
WL
CTRL
PM1 PM2
 
(a)                                (b) 
Fig. 1.  <Color online>  Shuto, et al.
 14
0 0.5 1 1.5
0
100
200
Drain bias (V)
C
ur
re
nt
 (μ
A
/μm
) Parallel
Antiparallel
VG=0 to 1.0V in steps of 0.2V
  
-1.5 -1 -0.5 0 0.5 1 1.5
-800
-600
-400
-200
0
200
400
Drain bias (V)
C
ur
re
nt
 (μ
A
/μm
)
P→AP
AP→P
VG=1.5V
 
(a)                                 (b) 
 
Fig. 2.  <Color online>  Shuto, et al. 
 15
 
0 1 2 3
0.0
0.5
1.0
1.5
Time (ns)
V
ol
ta
ge
 (V
)
VSR
Vsupply
VQ
VQB
0
100
50
C
ur
re
nt
 I M
TJ
1 (
μA
)
Active time
       (Tactive)
Tactive=1.4ns
1.8ns
2.2ns
2.8ns
Tactive=1.4ns
1.8ns
2.2ns
2.8ns
@ MTJ1
 
 
Fig. 3.  <Color online>  Shuto, et al. 
 16
1 1.5 2
0
0.5
1
1.5
RP=
5k, 10k, 20k, 
50k, 100kΩ
VQ
VQB
Vsupply
VSR
(Tactive=1.4nsec)
Time (nsec)
V
ol
ta
ge
 (V
)
   
1 2 3
0
50
100
Active time Tactive (nsec)
P
ow
er
 d
is
si
pa
tio
n 
(μW
⋅ns
ec
)
@ MTJ1
RP = 5 kΩ 10 kΩ
20 kΩ
50 kΩ
100 kΩ
 
(a)                               (b) 
 
Fig. 4.  <Color online>  Shuto, et al. 
 
